Abstract -The paper presents an original analog-to-digital converter (ADC) array meeting the constraining requirements in resolution, speed, size, and low power consumption of high-performance low-cost video cameras. The converter array is based on ADC cells relying on a cyclic redundant signed digit (RSD) algorithm supporting comparators with extended tolerance. A prototype ADC array composed of 32 converters was integrated in a lpm CMOS process and tested. It is featuring an 8 bit resolution for an active area of 2.1 mm2, and a power consumption of 4 mW at a sampling rate of 4.2 MS/s, with a voltage supply of 2.6 V. Typical DNL and INL values of -OS/+ 0.2 and k 0.4 LSB, respectively, were measured for each ADC cell. Moreover, an overall SNR of 45 dB can be achieved with a digital off-chip offset compensation.
I. INTRODUCTION
In many domains, especially in the emerging field of battery-powered multimedia devices, a steadily increasing demand for high-performance low-power and low-cost video cameras is observed, motivated by a variety of promising application potentialities.
The image acquisition is nowadays commonly performed by solid-state image sensors, which are most often integrated on dedicated process-specific circuits (e.g. CCDs), separately from subsequent AD converters and electronics. Besides higher packaging costs, this solution requires fast analog signal multiplexing and off-chip interconnection, implying in turn an increased power consumption, and a reduced noise immunity. Usually, the sensors are connected to a single fast ADC (Fig. I.a) , such as a pipelined ADC [I] , or other kinds of ADCs [2, 31, contributing again to an increased power consumption. In addition, few of them are featuring a sufficiently small silicon area [4] .
The discussed limitations can be alleviated using more recent low-power CMOS-compatible image sensors [5, 61, which can be integrated jointly to the AD converters. In particular, it is then possible to take fully advantage of the inherently parallel structure of image sensors, by using an array of slower but power optimised ADCs, as represented in Fig. 1 b. However, one is then faced to potential matching difficulties: any offset, gain, or timing mismatch between the multiple ADC channels results in fixed-pattern effects reducing the overall absolute resolution of the conversion [7] .
Compared to formerly published structures suffering from limitations in area, speed, or power consumption, e.g. [SI, the key motivation of this paper is to show that ADC arrays can meet the requirements of low-power video applications in terms of achieved resolution, speedhrea factor, and power consumption.
A prototype of an 8-bit ADC array consisting of 32 converters is presented, relying on a cyclic AD converter chosen for its performance in power consuniption, small area, and sufficing speed [9] . The input multiplexing scheme is optimized accordingly. The prototype is featuring an overall resolution of 8-bit, an
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Column Amqlifier Column Amplifier ,digital output equivalent sampling rate of 2 MegaSampleskec per mm2, and a power consumption resulting in an energy of less than 1 nJ per sample (lMS/s per mW), which is one of the lowest figures reported to date [3] . The paper is organised as follows. Section I1 describes the constituent cyclic AD converter, whereas the ADC array architecture is discussed in Section 111. Section IV is then presenting experimental results. The conclusions are finally drawn in Section V.
CYCLIC RSD AD CONVERTER

A. Algorithm and implementation
The selected AD converter, fully described in [IO] , is based on the cyclic RSD (Redundant Signed Digit) algorithm depicted in Fig. 2 . Cyclic converters are known to require a very accurate comparison, with a tolerated inaccuracy smaller than half an LSB. This constraint can advantageously be alleviated using an RSD conversion scheme relying on two simple comparators, whose tolerated inaccuracy can reach up to half the reference voltage Vref, regardless of the number of bits. The inaccuracy of the comparison is then digitally compensated during the progress of the conversion cycle, by transforming the redundant digital result into a two's complement representation.
An efficient switched capacitor implementation of the algorithm, as proposed in [9] , is used. The input signal is sampled at the very beginning of the conver- offset of the analog devices and switch charge injection only result in a digital offset; the response linearity is in particular not affected; saturation of the active devices doesn't occur for low level input signals (no distortion), and causes a saturation of the digital response only.
B. Low-power techniques T o achieve a low power consumption, several techniques were jointly applied. The first consisted in using two-stage Miller OTAs, that are well suited for lowvoltage operation. The corresponding differential p-MOS input transistors are working in weak inversion to get a higher DC gain and a lower offset. Second, capacitor values of 1 pF were selected as a good tradeoff between matching requirements and power consumption. Third, the local logic (generation of switch signals, RSD to 2's complement conversion) was carefully reduced to the minimum number of components.
C. Resolution
The overall resolution of an ADC array is limited by the mismatch between the channels, and by the accuracy of the ADC itself. The response of the RSD conversion considered at the ith iteration is given by:
where Vx;, v r e f , and voa represent the actual signal voltage, the reference voltage, and the offset voltage, respectively. The ternary output bit (-1, 0, 1) is given by B ; , whereas E and p denote error factors connected to voltage doubling and reference subtraction.
The ADC design described in this paper has a doubling error given by ( 2 ) , where a is the OTA DC gain, C1 and C 2 corresponding to the capacitors used for voltage doubling. According to [IO] , the maximum absolute DNL (Differential Non-Linearity) amounts to:
where i z indicates the number of bits resolved. Ac- 
D. Layout implementation
The pitch of the converter was selected to satisfy two contradictory constraints: on one side it should be as small as possible to stack many devices in a limited area, whereas on the other side it should remain large enough to preserve the square shape of the capacitors (better matching conditions). The layout is organised so that analog and digital parts are clearly separated to improve noise immunity. All supply and clock lines are drawn perpendicularly to the ADC cell to simplify interconnections and minimize area. Analog crosstalk between adjacent ADC cells is reduced by means of diffusion guard rings placed into the substrate wherever possible. Most important for CMOS sensor applications, the ADC has to be protected from light by a second metal layer to avoid charge generation and collection in the active areas; conversion inaccuracy and power consumption would otherwise increase. Fig.  4 shows the designed floorplan of the RSD converter, with a size of 980 x 60 pm2.
ARRAY ARCHITECTURE
A . Structural and operational orgariisation
The interconnection between the image sensor and the ADC array is supported by an M lines-wide analog bus, so as to take full advantage of the inherently parallel structure of image sensors, while disposing of Clearly, during each operational clock period of the ADC array, M pixel signals are conveyed to a bank of M converters for simultaneous signal sampling. From the ri clock periods needed by the RSD converters to perform an n -bit conversion, only the first one devoted to signal sampling requires a connection to the analog bus. The remaining ( n -1 ) periods are then processed internally, so that the analog bus can be released to let other converter banks perform signal acquisitions. Globally, the ADC array is thus organised as a time-interleaved parallel ADC structure, composed of 11 banks of M converters each. Fig. 5 shows the architecture retained for the designed prototype circuit, with n = 8 and M = 4 , resulting in a total of 32 converters. The n ADC banks are steered by selection lines controlling the sampling phase occurring at the beginning of the conversion cycles (cf Fig. 5) . The corresponding timing diagram is given in Fig. 6 . The ADC array is connected to an experimental 128 x 8 pixel CMOS image sensor implemented on the same chip.
The proposed architecture is offering a high level of flexibility, the parameter M providing an easy way for adjusting the overall sampling rate. Moreover, the constituent ADCs are operating at an M times lower clock rate, which is beneficial for low-power design.
B. Input arid output data niultiplexirig sclzenie
As shown in Fig. 7 , the column lines of the sensor are grouped into sets of four signals, which are successively connected to the analog bus under the control of an input addressing shift register (SR). Similary, the 8 bit-parallel output data produced by the ADCs are read out through a time-multiplexed digital bus, controlled by an output addressing SR. Whereas the input SR is operating at the same rate than the ADC cells (cf ADCclock signal), the output SR is running four times faster (cf OUT clock signal) to keep track of the information flow. Fig. 8 shows the timing diagram of the output multiplexing. where a is the amplitude of the sinusoidal input. 
C. Resolution liniitations for ADC arrays
General data
Typical SNR ( irnprovctble ):
Typical INL (8 bit)*: Input-referred noise:
Inter-channel gain variance:
Inter-channel offset variance:
ENB ( 
IV. EXPERIMENTAL RESULTS
A prototype chip consisting of an array of 32 8-bit RSD converters, including a 128x8 Active Pixel Sensor, exposure logic, and inpudoutput multiplexing, was fabricated in the ALPILV I-Fm CMOS process of EM-Microelectronic Marin, Switzerland. The chip layout is shown in Fig. 9 . The bias and reference voltages used for the ADC array and the sensor column amplifiers were generated off-chip. A synopsis of the experimental results is provided in Table I .
The 32 constituent converters are working at a sampling frequency of 128 kS/s, corresponding to an overall sampling rate of 4.2 MS/s. The core of the ADC array (incl. input/output multiplexing) features a power consumption of ca. 4 mW for a supply voltage of +I .3V. The prototype circuit is working properly from +1.2V to + I .6V. All constituent ADC cells are achieving an 8 bit resolution. The intrinsic ADC noise is higher than expected, but can clearly be reduced in future designs by proper shielding. The overall resolution of the ADC array is then limited by the offset variance (corresp. SNR of 42 dB), the gain variance having a small effect (equiv. SNR of 60 dB). Fig. 10 provides the superposition of the 32 ADC error functions (incl. saturation domains) after digital offset compensation. The image sensor characteristics are not reported here. 
V. CONCLUSION
An original ADC array meeting the requirements of battery-powered video cameras regarding resolution, speed, area, and power consumption, was presented. The concept was tested with a prototype circuit composed of an array of 32 8-bit cyclic RSD ADC cells, that features one of the lowest power consumption figures reported today, cf Table I . The overall resolution is mainly limited by the inter-channel offset, which can easily be compensated digitally, resulting in an overall resolution of 7.2 ENB (effective number of bit).
